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[57] ABSTRACT
This invention relates to learning decoders for decod-
ing compatible convolutional codes. The decoder de-
codes signals which have been encoded by a convolu-
tional coder and allows performance near the theoreti-
cal limit of performance for coded data systems. The
decoder includes a sub-bit shift register wherein the
received sub-bits are entered after regeneration and
shifted in synchronization with a clock signal recov-
ered from the received sub-bit stream. The received
sub-bits are processed by a sub-bit decision circuit, en-
tered into a sub-bit shift register, decoded by a deci-
sion circuit, entered into a data shift register, and up-
dated to reduce data errors. The bit .decision circuit
utilizes stored sub-bits and stored data bits to deter-
mine subsequent data-bits. Data errors are reduced by
using at least one up-date circuit. "
1 Claim, 3 Drawing Figures
TIMING FUNCTION
G E N E R A T O R
28
\
SUB-BIT
DECISION
24
29
SUB-BIT SHIFT REGISTER
31
D E C O D I N G M A T R I X
30
D A T A SHIFT R E G I S T E R
PATENTED AUG 2 01974
SHECT10F 2
3,831,142
DATA 10
I N P U T /
P A R I T Y
C H E C K E R
P A R I T Y
C H E C K E R
P A R I T Y
C H E C K E R
INPUT
S I G N A L
- \
25
28
\
SUB-BIT
DECISION
F I G . 2
27
TIMING FUNCTION
G E N E R A T O R
24
29
SUB-BIT SHIFT REGISTER
31
DECODING M A T R I X
30
X
\
D A T A SHIFT REGISTER
DECODED
OUTPUT
PAIEWEDM20I974
SHEET 2 Of 2
3,831,142
1
1
1
11
11
1
1
1
11
1
1
1
1
1
11
11
1
11
1
1
11
1
1
1
1
1
r
in
cr
UJ
N
z
cr
o
UJ
J:
u.
rO
to
o
o
i
CD
1-
1
i
b
Q
lj
CD
t
1
tr
UJ
z
UJ
o
UJ
z
0
o
0
k
tr
UJ
CJ
o
i V
^
U^J
Z
o^
o*
J
^ ^J
r
UJ
2
O
U.
z
CO*
, .
4/-
0*
*— '
f
00
•4—1
in
--]
l1
i1
I
\. e
j
c
«
/
Oin
i
ooin
I\
r
<
\
101
rsil
i-
bJ
CO
^
t
UJ
1
to
V.
\l 1
o
tr
o
o
or
o
z
UJ •
o
CO
1
f
V.
1
I t
CT>
<\r-
•> — »
l
5-
^o
*«•
i
r
i
»
c
<
1
' t
t
c
c
c
A
s
/*
(-
m
to
^
-H
0
UJ
1-
z
rj
0
o
ii
c
D
D
O
i
rr
o
*~
"
X.
0
z
/J
<-
rr
in
in
11
*^
r
-i
«
t
L
~
l
1
I
i
ll
1
i1
I1
A
UJ
n
£
<
n
j
>
t
3
U
Z
r~
..
^
u>
1
—
o'
(0
*
m'
^
Ny
n
Q
•*
tr
UJ
V-
ifi
>
f^
ro
c
(M
^
«.
*
.
'
1—
OJ
UJ
l-
Q
CL
O
1
u.
UJ
o
Q.
-*
1-
1
U.
'
Z
u
CO
o
UJ
0
— 1
0 l
ro—
4
*•
I rJS
1
00
— CNJ
_J
1
J
i •
a:
UJ
CO
UJ
a:
i-
u.
x.
CO
t-
tD
0
t "
^1
<f
U^
j
1 —
)S.
Q
UJ
O
o
o
LJ
O
ro
ro
l-
•h-
_j
r»
A
1-
_)
O
J
D
0.
3
C
0
K
C
I
' i
C
^
r<
(
IT
UJ
H
co
0
UJ
t-
u.
to
or
o
i-
0
UJ
Q
L
J
3
C
3
J
c
L
i
)
*
<)
3,831,142
1 2
METHOD AND APPARATUS FOR DECODING This invention will be better understood in connec-
COMPATIBLE CONVOLUTIONAL CODES tion with first described theoretical considerations.
In uncoded data transmission systems, the theoretical
r»Du-iiu /-ic -rue iM\/EKiTir»M performance can be readily determined by communi-ORIGIN OF THE INVENTION
 5 '^ engmeers ^  eith/r the Norma, Pr'obability of
The invention described herein was made in the per- Error curve or Error Function curve. The first step is
formance of work under a NASA contract and is sub- to determine the decision threshold (T) for the signal-
ject to the provisions of Section 305 of the National to-noise power ratio (S/N). For optimum performance,
Aeronautics and Space Act of 1958, Public Law antipodal transmission is used which effectively in-
85-568 (72 Stat. 435; 45 U.S.C. 2457). 10 creases the signal power by a factor of two. For antipo-
BACKGROUND OF THE INVENTION dal transmission:
Information transmission systems have gradually im- T~ v2(S/N)
proved to the point where their performance is almost
 (i >
equal to the theoretical limit of performance for un- '5
coded data systems. It has been theoretically estab- Using the mentioned curves, there is one error per
lished by Shannon that further improvement in per- million bits of information at a signal-to-noise power
formance can be obtained by coding pulse-code- ratio of about 11. The signal-to-noise power ratio is
modulation (PCM) data prior to transmission. Yet, in usually expressed in decibels (dB). A power ratio of 11
spite of considerable effort over the last 25 years, the is about 10.5 dB. The theoretical computation assumes
theoretical limit given by Shannon's theory was not an unlimited bandwidth but in practical systems, the
achievable with known decoders. bandwidth is usually limited to three times the bit rate
Known decoders have many limitations including: before detection, and 1% times the bit rate after detec-
very low data rate capability, failure to decode signals tion for NRZ-L data.
of relatively high signal-to-noise ratios, failure to re- In uncoded systems, the resulting performance is
cover and decode properly after a loss of signal, ex- about 1 dB lower than the theoretical limit, based upon
treme complexity and, relatively high cost. an unlimited bandwidth. This loss in performance is
Accordingly, it is an object of this invention to pro- caused by the loss of signal power contained in the
vide a decoder which nearly approaches the theoretical
 30 higher harmonics of the signal. Hence it is necessary to
limit given by Shannon's theory, which operates at the increase the signal power by 1 dB to obtain a perform-
system's rate without limiting the data rate, which oper- ance equal to the "ideal" or theoretical system,
ates near the channel's capacity specified by Shannon's Shannon's Channel Capacity theory states that there
Channel Capacity Theory, and which automatically re- is a maximum information rate which is the channel's
covers operations after a loss of signal. 35 capacity (C) for any noise-limited information channel.
SUMMARY OF THE INVENTION The f°rmula f<™Puti"g C is:
A method and apparatus are provided for decoding C=WIog 2 (1 + S/WNo)
PCM information transmitted as a stream of sub-bits by < 2)
using a known convolutional code. A clock signal is 40
generated having a periodicity corresponding to the where
rate of the transmitted sub-bit stream. Timing signals W is the bandwidth
from the clock signal are generated for controlling the and
decoding operations in synchronism with the incoming No is the noise spectral density,
stream of sub-bits. Each arriving sub-bit is identified to 45 For PCM data, there is a maximum of two bits of infor-
determine whether it is a one or a zero, and the thusly mation per cycle of bandwidth. Equation 2 can be mod-
identified sub-bits are stored. A predetermined sub-bit ified to include this fact:
pattern is identified in the stored sub-bits to initiate the Thus,
decoding operation. The errors made during the step of C=te log 2 [ l +2(S/N)] O)
identifying each arriving sub-bit are corrected by using 50 -
the predetermined sub-bit pattern. The predetermined In Equation 3, the noise is measured in the transmit-
data bits are stored. The next consecutive data bit to be ted bit rate bandwidth.
stored is determined by using some of the stored data In coded systems, the transmitted bit rate is not the
bits together with some stored sub-bits. Some of the information rate. Usually the information rate is
stored data bits are redetermined by using some of the ^5 Vi-to-'/:i the transmitted bit rate. To avoid confusion,
stored data bits together with some of the stored sub- the transmitted bits are referred to as sub-bits and the
bits thereby correcting and removing the errors from data bits as either bits or data bits. For a V:i rate system,
the stored data bits to provide the desired decoded there are three sub-bits for each data bit. Although
PCM information. higher or lower rates may be used, a Vs rate system will
DDICIT r>cc,~DiD-T-i/-uu i~ir TUC no AU/IKJ/-C be illustrated for the practice of this invention.BRIEF DESCRIPTION OF THE DRAWINGS ,<
 fa now possjble to
K
compute for a ,,, rate system the
FIG. 1 shows a conventional simplified convolutional minimum signal-to-noise ratio according to Shannon's
coder; Channel Capacity Theory. From Equation 3 one ob-
FIG. 2 is a block diagram of the decoder of this in- „ tains:
vention; and /T./I - ,_ i M
FIG. 3 shows the decoder of FIG. 2 in greater detail (2)( /:l) ~ lo& l'
together with certain optional features. and
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= n •>, ^°e we'8'lt °f the coc'e 's determined by the number
of "ones" in the code sequence in binary form: For the
or code of FIG. 1, the weight is nine. Since each sub-bit
9/w = — 5 2 dR contains only % of the energy of a data bit for a rate %
5 . code, the net improvement is only % of that indicated
(4) • by the weight of the code. Consequently, the net im-
provement for the code of FIG. 1 is three (ratio) or
measured in the sub-bit bandwidth. The signal-to-noise 4.78 dB. This number is an upper bound and the actual
ratio measured in the data rate bandwidth is: improvement may be less. Improvement better than in-
S/N = -0 5 dB '° dicated by Shannon's Theory cannot be obtained.
The constraint length for the coder 9 is defined by
(5) the number of data bits stored in its shift register 10
and, for the values given, the constraint length is nine.
Because of the complexity of conventional decoders,
Therefore, according to Shannon's Capacity Theory, '5 the constraint length for conventional convolutional
a signal-to-noise ratio of -0.5 dB or higher, measured coders is usually less than ten. With this short con-
in the information rate (data bit rate) bandwidth, can straint length, the weight of the code is restricted and
provide near the theoretical limit of performance for a the improvement which can be obtained is limited. As
system of rate Ya. will become subsequently apparent, because of the
For the purpose of further discussion, less than one 20 great simplicity of the learning decoder of this inven-
error per million data bits wi)l be considered error free tion, long constraint codes may be used with improve-
performance. For an uncoded system, a signal-to-noise ment near the theoretical limit. Short constraint lengths
ratio of 10.5 dB is required. Consequently, the im- may also be used, if desired, but with less improvement
provement theoretically possible by Shannon's Chan- and simplicity of equipment.
nel Theory is 1 1 dB for a rate % code. However, since it is desirable to achieve a large cod-
Since the signal-to-noise ratio is known for the re- ing improvement, further description of the learning
ceived sub-bits at the theoretical limit of performance, coder will be based upon a learning decoder which can
it is possible to compute the received sub-bit error rate. provide about an eight dB improvement. In order to
At the limit of performance, (S/N) =0.3 (Eq. 4), hence
 3Q achieve such a high degree of decoding performance,
7 = 0.78 (Eq. 1 ). From the Normal Curve of Error, the it is first necessary to encode the data in an optimum
probability of error is: Pe= 0.21. Shannon's Theory in- fashion. It should be understood, however, that the
dicates that no rate % system can decode the signal if learning decoder of this invention will perform even
the received sub-bit error rate exceeds 21 percent. with less than optimum codes. The code is not a con-
The. usual method of coding to reduce transmission 35 straint on this invention.
errors is called convolutional coding. Even though the coder is not part of this invention,
FIG. 1 shows a simplified design of a conventional the following information is nevertheless provided so
convolutional coder 9 employing a shift register 10 and that an optimum code may be used with the decoder of
three parity checkers 11, 12 and 13. The illustration is this invention.
for a rate % code. For a rate M> code, only two parity 40 First, the rate of the system is selected. Rate M) is usu-
checkers are needed; for a rate Vt, only four parity ally used. Second, the weight of the code is selected to
checkers are needed. The data is shifted through a shift provide at least the minimum performance improve-
register 10 and, as it is shifted, the parity is checked for ment desired. For rate % codes, this weight is usually
the signals fed to the parity checkers. If the parity is divisible by three so that each parity checker which
even, a "zero" is transmitted, and if the parity is odd, 45 generates the sub-bits can combine the same number of
a "one" is transmitted. The sub-bits are transmitted in signals. The weight of the code is also generally an odd
sequence. The code is identified by the sequence pro- number so that a selection can be made in the decoder
duced by a single "one" shifted through register 10. which is based upon the value of the majority of the sig-
The code for the convolutional coder 9 is 100 010 000 nals. With an odd number of signals, there is always a
1 00 0 1 0 0 1 0 110 101 00 1 . To simplify the code identi- 50 dominant value. These rules will provide an equal prob-
fication, octal numbers may be used. The above code ability of "one" or "zero" sub-bits, if the data has an
written in octal form is 420 422 151. equal probability of being a "one" or "zero." Another
Shannon's Channel Capacity Theory is based upon requirement for the code for optimum performance is
the summation of signal vectors in multi-dimensional that the code provide as many initial "ones" as the re-
space. The result of the summation is an improvement 55 ciprocal of the rate. Thus, for a rate % code, the code
in the effective signal-to-noise ratio. The probability of must provide three "ones" at the start of the code. Fi-
error from the Normal Probability of Error curve can nally, the auto-correlation of the "ones" in the code
still be used to determine the bit error rate, provided must be low. To meet this last requirement, it is neces-
the decision threshold (T) is computed from the signal- sary to have a relatively long constraint length. The
to-noise ratio after the summation process. In practical higher the auto-correlation, the poorer the system's
equipment, an improvement is made by the summation performance will be in the region between Shannon's
of the receiver sub-bit signals before regeneration. The theoretical bound and error free operation.
signal voltages add because they are phase coherent; A code which meets these requirements is 712 332
the noise power subtracts because the individual noise , 101 200 404 200 1 10 202 040 042 expressed in octal
voltage components are not phase coherent. Using form. It has a rate of %, weight of 2 1 , constraint length
these facts, the maximum improvement theoretically of 30, maximum auto-correlation of 3 sub-bits, and a
possible can be computed from the weight of the code. theoretical improvement limit of 8% dB.
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The above code will provide all sub-bit "zeros" with analog signal to an integrate-and-dump circuit 46
all data "zeros," and provide all sub-bit "ones" with all which may be of a type such as is described in U.S. Pat.
data "ones." In a practical system this is undesirable if No. 3,624,410. The analog signal is usually obtained
there is an idling mode with a sequence of either from the bit synchronizer 44 and is the output from its
"ones" or "zeros" transmitted, or if data can be all "ze- 5 band limiting pre-filter (not shown),
ros" or all "ones." The problem which is encountered A sub-bit counter 47 counts the number of sub-bits
in practice is loss of sub-bit synchronization because of per data bit. A bit counter 48 counts the number of bits
data transitions. This problem can be avoided in FIG. per data word, and a word counter 49 counts the num-
1 by using the same code with the signal from one par- ber of words per data frame. After a proper count has
ity checker inverted relative to the other two checkers. 10 been reached, a reset control 50 resets counters 47,48
With one or two inverted bits, the actual transmitted bit and 49 back to their initial positions or zero,
sequence does not agree with the code description and The output of the integrate-and-dump circuit 46 is a
it is necessary to identify which sub-bits are inverted to voltage proportional to the integral of the analog input
make the decoder's coding improvement the same for signal integrated for a one sub-bit period. For each
both arrangements. A difference in performance only 15 clock cycle, the sub-bits are shifted one position in the
arises when there is a long sequence of data "ones" or sub-bit shift register 29.
"zeros." In data transmission systems, a frame synchronizer
Having described the characteristics of the optimum (sync) pattern is also transmitted so that the data re-
code, a general description of the learning decoder of ceived can be correlated to specific sensors. This frame
this invention will now be given with reference to FIG. 20 sync pattern is convoluted with the data and is not usu-
2. ally identifiable in the coded bit stream. When the data
The learning decoder, generally designated as 24, re- is encoded for use with a learning decoder, the sync
ceives an input signal 25 carrying the sub-bit stream pattern is initiated by a series of leading zeros. There
which is to be decoded. Signal 25 is usually obtained must be a minimum number of leading zeros equal to
from a receiver (not shown) which is receiving the 25 the constraint length minus one. This separates the pre-
transmitted signal from a .distant signal transmitter. ceding data from the frame sync pattern. Each frame
First, it is necessary to determine the bit rate to provide sync pattern produces a coded bit sequence which re-
a time reference for the decoder's operation. This func- peats each frame. A frame sync identifier 53 compares
tion is achieved by a clock generator 26. Certain basic the stored sub-bit sequence in register 29 with the
timing functions are also' required. These are produced 30 coded frame sync pattern. Because of errors intro-
by a timing function generator 27. The sub-bit rate is duced by noise, the pattern stored in register 29 will not
used to control a sub-bit decision circuit 28 and to shift agree exactly with the incoming signal 25. A number of
the sub-bits stored in a sub-bit shift register 29. The errors can be tolerated and if the stored pattern agrees
sub-bit timing is also used to determine the information with the incoming signal's sequence to within the allow-
or data bit rate in the timing function generator 27 and 35 able number of errors, the frame sync pattern will be
to shift the data stored in a data shift register 30. The identified by the frame sync identifier 53 which may be
sub-bit decision circuit 28 can be similar to the data re- of a type such as is described in U.S. Pat. No.
generation circuits used in commercial bit synchroniz- 3,654,492.
ers. ' When the frame sync pattern is identified, the reset
The incoming signal 25 is analyzed, sub-bit by sub- 40 control 50 resets the counters to zero. The reset control
bit, and regenerated. The regenerated signal is shifted . 50 also removes errors from register 29-and enters the
through the sub-bit shift register 29 and is then used in decoded sync pattern into the data bit shift register 30.
the decoding process while it is stored in register 29. A Each time three sub-bits are entered into the sub-bit
decoding matrix 31 is provided which utilizes both the shift register 29, the data stored in the bit shift register
sub-bits in the sub-bit shift register 29 and the data bits 30 is shifted by one bit.
in a data bit shift register 30. The decoding matrix 31 The output from the integrate-and-dump circuit 46 is
enters data into the data shift register 30 and also cor- fed to a negative inverter 55 as well as to a sub-bit de-
rects some data bits which may be in error. The output lector circuit 51. A suitable sub-bit detector circuit is
of the decoder 24 is a decoded signal 32. disclosed in the book "Aerospace Telemetry" by Harry
To explain in detail the operation of the learning de- L. Stiltz, Vol. 1, page 170, published by Prentice Hall
coder 24, reference will now be had to FIG. 3 wherein in 1961. The negative inverter inverts the signal when
the boxes formed by the dotted lines correspond to the it is more negative than the one-zero crossover. The ef-
block boxes described in FIG. 2. feet is to produce an output signal proportional to the
The clock signal can be produced by a commercially „ absolute magnitude of the input signal 25. This output
available bit synchronizer 44 from the unprocessed signal is sampled and stored in a sample-and-hold cir-
sub-bit stream 25. The clock signal from the bit syn- cuit 56. The magnitudes for the three sub-bits which
chronizer 44 which may be of a type such as described are stored in the first three positions at the input end
in U.S. Pat. No. 3,701,894 is fed to an appropriate in- of register 29 are stored in the sample-and-hold circuit
terface circuit 45 to insure that the equipment is com- ,„ 56. These stored signals are used to make the bit deci-
patible with the signal's source. The interface circuit 45 sion in a bit decision circuit 57. Sub-bit timing is ac-
is often called a signal conditioner and may be of the complished in a sequencer 58 which controls the sam-
type disclosed in the Instruction Manual for the EMR ple-and-hold'circuit 56. A sequencer of the type which
Model 2726-02 PCM Signal Conditioner published in can be used for the circuit 58 is disclosed in the publi-
May 1970 by EMR Division of Western Instruments, ^ cation "Aerospace Telemetry", by Harry L. Stiltz, Vol.
Inc. Any compensation required to adjust for delay in 1 on pages 326 to 328, Prentice Hall (1961).
timing is included in the interface circuit 45. It is re- To better understand the operation of the bit deci-
quired that the clock timing be synchronous with the sion circuit 57, it is necessary to refer to the method of
3,831,142
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encoding the transmitted signal. To explain the opera- for the majority vote equal to 0.08. From the Probabil-
tion, a code providing a theoretical limit of 8 Vis dB will ity of Error curve, the decision threshold for a probabil-
be used. ity of error of 0. 1 7 is about 0.95, and the signal-to-noise
Consider the encoder of FIG. 1 to be extended for a power ratio is 1.35 or about 1.3 dB.
constraint length of 30 bits. Also consider that thirty 5 Consequently, if the analog signals summed algebra-
bits are stored in register 10, with bit No. 1 being the ically are replaced with a majority vote decision circuit,
first bit entered at the right end (output), and bit No. the threshold of performance will tend to be degraded
30 at the left end (input). These bits are identified as by about 1.3 dB.
Bl, B2 ---- B30. The parity equations which are used Referring now again to FIG. 3, the above explains
to produce the sub-bits are: 10 how the bit decision is made by the bit decision circuit
51 = B2 + B5 + B16 + B18 + B26 -I- B28 + B30 57 u^g
 the decoded bits (stored in the bit shift register
52 = Bl + B9 + BIS + B21 + B25 + B28 + B30
 30) with the received sub-bits (stored in the sub-bit
53 = B7 + Bl 1 + B12 + B22 + B24 + B29 + B30
 shift register 29), and with the analog signals (stored in
where:
 p the sample-and-hold circuit 56). The data in the bit
SI, S2 and S3 are the sub-bits transmitted, and = 15 shift register 30 is originally entered to start the decod-
means that the sub-bit is determined by the parity of
 ing process by frame sync identification. As long as the
the data bits shown. If all data bits for bits Bl through
 data errors in the bit shift ister 30 do not exceed the
B29 and the sub-bits SI, S2 and S3 are known, then the
 critica, va,ue mosl of the errors can be removed b
data bit B30 can be determined from one of the three
 using up.date circuits 59, 60, 61, and 62.
parity equations. If all three parity equations agree, 20
 Jhe tion of the decoder of this invention will
B30 can be determined from any equation. If they do
 now ^ explained using a t ical operation at a signal.
not agree, bit B30 can be determined from the two ,o.noise ratjo of 25 d| withFthe ^  measured £ the
equations which do agree. Th.s is a majority vote deci-
 data bandwidth. -r^ signal-to-noise ratio for the re-
ITs6 d 58° "S l° 3VO f<» '"cults ^
 Ceived sub-bits is then -2.28 dB.
' .
 an
 . ' , , . . , , . . Using the equations already described, the followingBetter performance can be obtained by summing the u u» • j
. • t i i_ • II -i-t. i • i j can be obtained:analog signals algebraically. The analog signals stored , ,.,.,, _ .-.,.,
in the sample-and-hold circuit 56 are identified as Al, V = i" »8
A2 and A3. The sign associated with the analog signal p6(FU = OfH
is determined from the parity equations. A plus sign is 30 p / m Z f ) ' o 7
, used for a parity sub-bit "one" and a minus sign for a (cj\i\ ~~= n i fin
sub-bit "zero." If the analog algebraic sum is positive, V = 1 08 ' '
a data "one" is entered in register 30 for data bit B30. " ~ _
If the analog algebraic sum is negative, a data "zero" n / c \ Z n ' o £
is entered. 35
 Wu
The improvement in performance using the algebraic ere', , , , . . , . .
sum of the signals can be computed with reference to ^^". 1S bit signal-to-noise power ratio.
Shannon's theory which indicates that the minimum 7» decision threshold for the data bu error probabil-
signal-to-noise ratio in the data bandwidth for the de- 'ty- ..... „ , . ' , " .
sired channel capacity is -0.5 dB for the rate V=, code. 40 pe<B> probability of a bit error from the decision ele-
ment.
However, to be above Shannon's bound, consider a PC(B> probability of a correct bit from the decision
signal-to-noise ratio of zero dB for which the decision element.
threshold, to compute the error probability, is 1.41 (MY), is the sub-bit signal-to-noise ratio.
(standard deviation units). The probability of error of 45 T, decision threshold for the sub-bit error probabil-
the bit decision is Pe(B) = 0.08. Therefore, about 8 rty-
percent of the bits are entered in error into bit shift reg- Fe(S) probability of a sub-bit error.
ister 30. Because six data bits are employed to deter- Pc(S) probability of a correct sub-bit.
mine the sign to be used based upon the parity equa- The length of the bit shift register 30 for full utiliza-
tions, there is about a 50 percent probability -that any 50 tion of the system's capability must be twice the con-
sign will be in error. If the sign is wrong, the bit is de- straint length minus one bit. For example, if the con-
coded incorrectly. The channel's capacity is reached straint length is thirty bits, the data bit shift register 30
when there are sufficient data errors so that the proba- will store a minimum of 59 data bits. At any one time,
bility of error is 50 percent for the sign obtained from if there were no correction of the data errors entered,
the parity equations. . there would be an average of less than two errors
The probability of error for the sub-bits is computed . stored. Because of the uprdate circuits, the errors are
for a signal-to-noise power ratio of '/:.. The decision reduced and are predominantly at the entrance end of
threshold is 0.82 (standard deviation units). The proba- the bit.shift register 30. Due to the low auto-correlation
bility of error is 0.21 for the sub-bits. When the sub-bit ,„ of the code, the effect of decoded bit errors is mini-
error rate reaches 2 1 percent, decoding is not possible. mized in decoding and the effect is relatively indepen-
The probability of two or three of the received sub-bits dent of the exact sub-bit distribution. The length of the
being in error is 0. 1 1 4. Therefore, when there is an al- sub-bit shift register 29 must be at least as long as the
gebraic summation decision, the probability of a bit number of sub-bits transmitted while a single bit is
error is 0.08. Bits are decoded wrong for a sub-bit error
 6, being shifted through the sub-bit shift register.
rate of 0.2 1 , while with a majority vote decision, the de- In the example given, there are ninety sub-bits stored
coded bit error rate is 0. 11 4. It is necessary to reduce in the sub-bit shift register. On the average this register
the sub-bit error rate to about 0. 1 7 to have the bit error contains twelve to thirteen errors. These errors are not
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' corrected and determine the performance of the de- ceeds the desired threshold. Sub-bit analog signals
coder. above the threshold are considered of good quality and
The operation of the up-date circuits will be better below of poor quality. The quality signal is a binary sig-
understood if the errors in the bit shift register are ne- rial which is entered into a quality bit shift register 65
glected. When there are 21 sub-bits shifted in the sub- 5 and stored with a one-to-one correspondence with the
bit shift register, examination of the parity equations sub-bits in the sub-bit shift register 29. In the data bit
for all 21 sub-bits will show that nine equations contain
 shift register 30 a parity checker checks the parity forj a term for the original data bit B30 in the three basic
 each parity equation used in a particular up-date circuit
parity equations. After the data bit for the first position
 and the majority decision is based on every sub-bit. A
is entered by the bit decision circuit 57, all data bits be- 10
 foimh „ date drcuit 62 is used wherein a te de,etes
l come available to re-evaluate the original bit B30. The
 the jt checker-s output if the quality of the sub-bit
probability that a bit will be decided wrong can be com-
 is poor when there are a tota, of 2, sub.bits avai,ablei
pUpem°- i / V i / ( K < ( N - K V M f P WP \K-K the threshold of quaNtf detector 64 is set to delete
where lJV'n*-^ *)-)W>> W ,
 5 about six sub-bits under low signal conditions.
Pe(JC) is the probability of K bits wrong.
 u
ln
 * typical case, after deleting about 25 percent of
Pe is the probability of bit error. the s"b,;bl«'the P^babihty of error will be reduced by
PC is the probability of a correct bit. one-half. For the particular set of conditions for which
N is the number of bits calculations were made above, the error probability is
K- is the number of bits wrong 20 reduced from 0.14 to about 0.07. Using the number of
The computation is based upon a majority vote deci- bits remaining after gating and the probability of error
sion. The most significant term for computing the error for these signals, the number of data errors can be re-
probability is the combination of five wrong and four duced by a factor of about 10.
correct sub-bits when nine sub-bits are employed. The exact number of bits which will be inhibited by
Using the previously given values for the sub-bit errors, 25 a gate .will vary, but an even number of bits will be fed
the probability of a wrong selection based upon nine to the majority decision circuit. Occasionally, the num-
sub-bits is about 3.7 (10~3). Therefore, the error proba- ber will be even, and one-half will indicate a data
bility is reduced by nearly a factor of ten. The first up- "zero," while the other half will indicate a data "one."
date circuit 59 makes a majority vote decision which is An odd number of bits can be assured by using the last
based upon nine sub-bits. 30 determined value for the bit when there are an even
Up-date circuit 60 is similar to 59 except that 15 sub- number of signals after gating. An odd/even detector
bits are used. The probability of error for circuit 60 is (not shown) could determine whether there is an odd
about 3.2 (10~4) based upon the (assumed) 2.5 dB sig- or even number. If odd, a gate will prevent the addition
nal-to-noise ratio. The third up-date circuit 61 utilizes of a tie-breaking signal. If even, a tie-breaking signal is
twenty-one sub-bits which is the maximum provided by 35 the last decision made before the bit is up-dated. A
the code. The result of this third up-date circuit is an temporary storage element may be used in some circuit
error probability of about 3 (10~5). The configuration configurations to hold the last evaluation of the bit,
of the learning decoder of this invention described thus
 rather than to use the signal directly from the data shift
far provides about 6 dB improvement over an uncoded register 30.
system. jn computing the error probability, the errors in the
An optional feature of the learning decoder of this
 data shift register 30 have been neglected. These errors
invention is an automatic phase control of the decoded
 are primariiy at the entrance portion of registers and
output signal. A control signal is generated by the
 can be avoided b extending the sub-bit shift register
frame sync identifier 53. When the frame sync is found
 29 the data bk shift ister 30 and tne ,. bjt shjft
inverted, the reset control 50 is reset to provide a con-
 is{er 65 if use£, Jhe fina, date cjrcujt can be
trol signal for a phase control circuit 33 which inverts ^
 to use the information stored in the extended
the decoded signal from the bit shift register 54. Since ^.
 of these shjft jsters whi,e avoidj sj ,
the phase of the decoded output signal has an equal £ontajni , probabilities of error. A secondaryprobability of being correct or inverted, and may even ,- ~
 r.?. 6 " .. . . ,.- . ,_ . . J
change after a loss of signal, this optional feature is de- 50 effect ^*e ""Tin" *e datafsMt £8-'Ster 3°'S l° in;
sirable though not fundamental to the learning decoder crease the threshold of operation This secondary ef-
of this invention 1S' m Practice' undesirable and can be reduced by
As previously mentioned, the above description of usj"S a }/5 ,rate system,
the learning decoder provides about 6 dB improve- What '* claimed is:
ment, rather than 8 dB, which is near the limit for the 55 L A method for decod.ng PCM information repre-
selected code sented by a sequence of data bits representing binary
1
 Various modifications are possible within the scope di8its and said data bit sequence consists of a frame
of this invention such as: the rate, constraint length, sync pattern of coded bits followed by a data to be con-
f
 weight of the code, type of bit decision circuit, number ,0 veyed which is repeated periodically,'said data bit se-
» of signals used in each up-date circuit, and the number quence being convolutionally encoded into a new se-
of up-date circuits employed. quence of binary digits represented by sub-bits,
Another variation can be added to improve the de- wherein each data bit is represented by a fixed plurality
coding ability of the decoder 24. Again with reference of sub-bits and which sub-bit sequence is transmitted
to FIG. 3, the signal from the negative inverter 55 is.fed
 6, by a remote transmitter to a receiver decoder for re-
to a level detector 64 which is a threshold device such ception and decoding, said received signal being de-
as described in U.S. Pat. No. 3,621,308 for generating graded by noise, and said method of decoding compris-
a signal when the negative inverter's output signal ex- ing the steps of:
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1. generating a clock signal of pulses having a perio-
dicity corresponding to the rate of sub-bits in the
input sub-bit sequence to the decoder;
2. generating timing signals by counting the clock sig-
nal pulses, said timing signals including: 5
a. data rate clock pulses corresponding to the rate
of data bits included in said sub-bit sequence;
b. uniformly periodic pulses at the data bit rate co-
incident with the sub-bits;
3. determining the value of each input sub-bit as a bi- i o
nary 1 or binary 0 and regenerating each bit;
4. entering the regenerated sub-bits in a sub-bit shift
register which stores the sub-bits as they are shifted
through the sub-bit shift register at the sub-bit
clock rate of step 1; 15
5. detecting the presence of the frame sync pattern
in the sub-bit sequence and achieving frame syn-
chronization;
6. setting the sub-bits stored in the sub-bit shift regis-
ter of step 4 to the encoded frame sync pattern of 20
bits;
7. entering the frame sync pattern of bits into a data
bit shift register using parallel input;
25
30
35
40
45
50
55
60
8. determining the data bit value as a binary 1 or bi-
nary 0 for the next data bit based upon a majority
vote of the results of solving the parity equations
used for coding and using the sub-bits stored in the
sub-bit register and the data bits stored in the data
bit shift register repetitively for each bit;
9. entering serially the data bit value determined in
step 8 into said data bit shift register while shifting
all data bits one position toward the exit end of the
shift register at the data bit rate repetitively thereby
generating additional parity equations from said1
original parity equations by said shifting of bits and
sub-bits;
10. redetermining the data bit value, for at least one
data bit per data bit period, stored in the data bit
register using a majority vote of the results ob-
tained by solving a greater number of said parity
equations than used in step 8; and
11. modifying the stored data bits as redetermined in
step 10, whereby the output provided by the data
bit shift register is the decoded PCM information.
65
